














The demand for cleaner energy technology is increasing very rapidly. Hence it is
important to increase the efficiency and reliability of this emerging clean energy tech-
nologies. This thesis focuses on modeling and reliability of solar micro inverters. In
order to make photovoltaics (PV) cost competitive with traditional energy sources,
the economies of scale have been guiding inverter design in two directions: large,
centralized, utility-scale (∼500 kW) inverters vs. small, modular, module level (∼300 
W) power electronics (MLPE). MLPE, such as microinverters and DC power opti-
mizers, offer advantages in safety, system operations and maintenance, energy yield,
and component lifetime due to their smaller size, lower power handling requirements,
and module-level power point tracking and monitoring capability [1]. However, they
suffer from two main disadvantages: first, depending on array topology (especially
the proximity to the PV module), they can be subjected to more extreme environ-
ments (i.e. temperature cycling) during the day, resulting in a negative impact to
reliability; second, since solar installations can have tens of thousands to millions of
modules (and as many MLPE units), it may be difficult or impossible to track and
repair units as they go out of service. Therefore identifying the weak links in this
system is of critical importance to develop more reliable micro inverters.
While an overwhelming majority of time and research has focused on PV mod-
ule efficiency and reliability, these issues have been largely ignored for the balance
of system components. As a relatively nascent industry, the PV power electronics
industry does not have the extensive, standardized reliability design and testing pro-
cedures that exist in the module industry or other more mature power electronics
industries (e.g. automotive). To do so, the critical components which are at risk and
their impact on the system performance has to be studied. This thesis identifies and
addresses some of the issues related to reliability of solar micro inverters.
i
This thesis presents detailed discussions on various components of solar micro in-
verter and their design. A micro inverter with very similar electrical specifications in 
comparison with commercial micro inverter is modeled in detail and verified. Compo-
nents in various stages of micro inverter are listed and their typical failure mechanisms 
are reviewed. A detailed FMEA is conducted for a typical micro inverter to identify 
the weak links of the system. Based on the S, O and D metrics, risk priority number 
(RPN) is calculated to list the critical at-risk components. Degradation of DC bus 
capacitor is identified as one the failure mechanism and the degradation model is built 
to study its effect on the system performance. The system is tested for surge immu-
nity using standard ring and combinational surge waveforms as per IEEE 62.41 and 
IEC 61000-4-5 standards. All the simulation presented in this thesis is performed 
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the ill effectsof carbon emissionsandgreenhousesgaseshas resulted in creationof
governmentpoliciesandincentivesforpowergenerationusingrenewableresources.It









isdepicted inFigure 1.1.Energyplays amajor role in the economic growth of any
country. At present, the largest contributors of energy generation are fossil fuel
sources.However, coaland crudeoilare limited resourcesandare rapidlydepleting
andhencetherelianceonthemhastobereduced.
Thishasledtoplacinghugeemphasisonthedevelopmentandimplementationof
renewable energy sources in the electricitygenerationmix. Thegraph inFigure1.2
showstheglobaltrendsinrenewableenergyinstalledcapacity.Theutilizationofsolar




energyproduction. One such instance is the renewableproductionportfolios,which
isaregulatorymandatetoincreaserenewableenergyproductionandhaveitaccount
fora largerpartoftheenergyproductionmix [3]. Solarenergy isthecleanest,most
abundantrenewableenergysourceandhastremendouspotentialtosupplyallglobal
energydemand.Thisisillustratedinthefollowingexample-ifjust0.16%oftheland
onEarth iscoveredwith10%efficientsolarconversion systems, itwouldprovide20











ischanging,and ithasactuallybeenobserved that theoverallcost, i.e the levelized
cost of energy (LCOE)works out cheaper than conventional electricity pricing, as
depicted inFigure 1.3 [4]. This reduction inLCOE can be attributed to the great
leaps in PV technology in the recent years, like increased efficiency and reduced
manufacturingcostsofsolarcellsandassociatedpowerelectronics.
PVsystemsarebeing implementedextensivelyaroundtheworld, from largegrid
connected solar farms to smallerhousehold rooftop installations. This is forecasted
to increasemuch further, and photovoltaic solar energy generation is expected to
account for16%ofthetotalgenerationas illustrated inFigure1.4 [5].
1.2 Introduction toPV systems
ThePV cellproducesDCpowerwhichby itself cannotbeused or fed to the grid.
Thecellsareconnectedinserieslikeastringsoastoobtainlargeroutputvoltageand
in larger systems, such stringsare further connected inparallel. Thereare complex
powerelectronicssystemsconnectedtothePVcellsfortherequiredpowerandvoltage
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Onebasisofclassificationof inverters ison their sizeand scaleofapplication, in
whichtheycanbeclassifiedasmicro,stringandcentralinverters.Microinvertersare
usuallyforindividualpanelswithanoutputpowerleveloflessthan500W.Theoutput
is commonly single phase AC, which can be connected to the grid. Since amicro
inverter control the output of a single panel, theMPPT tracking ismore efficient
resultingingreaterenergyproduction.Thesearedevelopedasmodularunitswiththe
panelandtheinverterandareidealforresidentialandoffgridapplications.
In largersystems, it ismorepractical tohavean inverterconnectedtomanyPV
panels. These include string and central inverters. String inverters are used in a
systemwith a single string ofPVpanels. Thepower output isusually in the range





Figure 1.5 – PV system classification
power tracking isnotasoptimalas themicro inverter,butbetter than ina central
inverter system. In largerutility scaleapplication,many such stringsareconnected
to a single inverter. Such a system is called the central inverter. They operate in
thescaleofseveralMWsandhave3phaseoutput. TheMPPT is lessoptimal than
in string andmicro inverters. Since these inverters are going tobe grid connected,
they incorporate several complex and advance grid support features such as active
andreactivepowersupport, faultrecoverysupportandsoon.










Figure1.6–Majorplayers inMLPE industry [6]
1.3.1 DCoptimizers
DCoptimizersareDC-DCconvertersthatsetstheoperatingpointofaphotovoltaic
panel so as to extract themaximum power available at that instant. Unlike the
traditionalDC-DC converters,DC optimizer does not perform buck or boost oper-
ation, rather they control the input to optimize the power that is being extracted.
Thus, these devices increase the energy harnessed from solar photovoltaic systems
by continuously tracking the maximum power available at each module at a given




Solar micro inverter is a power electronic system that converts PV panel output
(DC) to grid connectableACpower. Thesedevices incorporatesMPPT algorithm.
7
Typicallytheyaresinglephaseinvertersandtheirratingsarecomparabletotheratingsof




Theorganizationof the report isas follows. InChapter2 thegeneral componentsof
a solar micro inverter is introduced in great detail.
Chapter 3 discusses the modeling  of a solar micro inverter with electrical
specifications similar to those of commercialmicro inverters.The simulation results
along with the performance of controllers with a step change in insolation are
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Chapter 2
COMPONENTS OF SOLAR MICRO INVERTERS
The module integrated converters (MIC) technology has gained universal popularity
in grid connected photovoltaic systems and they could be beneficial in lowering the
balance of system cost and achieve better total system cost [7]. Solar micro inverters
offers greater energy harvest compared to string inverters. They exist in the range of
few hundred watts, and the biggest commercially available single phase micro inverter
is rated at 300 W. Since these devices are connected to each photovoltaic module,
their power ratings are very similar to those of commercially available photovoltaic
modules.
Solar micro inverters can be broadly classified based on their topology (type of
isolation). Each of these categories could either be single phase or three phase. Three
phase micro inverter topologies can be extensively found in literature but are seldom
used in practice. In addition, each of these topologies can be of grid tied or off grid
type. But in reality, almost all the commercially available solar micro inverters in the
market are grid tied inverters. The three types of isolation based on which the solar
micro inverters are categorized are:
• Low frequency transformer
• High frequency transformer
• Transformerless
























gies, high frequency transformerbased topologies areverypopular. In fact, all the
commercially available solarmicro invertershavehigh frequency transformerbased
isolation. Investigationofthisfamilyofsolarmicroinvertersisextensivelypresented
in this report. Almostall the commercialgrid connectedPV inverterhavegalvanic
isolation. However, therearediscussionsamongexpertsonconsideringtransformer-
lesstopologiesforgridconnectedinverters. Isolationismainlytoachievethevoltage














Figure 2.3 – Block diagram of a solar micro inverter with two stage conversion
Power density, efficiency, reliability and balance of system (BOS) costs are the
important factors that drive the design of solar micro inverters. Apart from power
conversion, solar micro inverter has many additional functions to perform in order to
successfully feed the power extracted from photovoltaic panel to the grid. Figure 2.3
shows the block diagram of a typical solar micro inverter representing various blocks.
In general, such inverters are comprised of the following subsystems, namely:
• DC and AC interconnects






2.1 DC and AC interconnects
This includes the AC and DC cabling as well as AC and DC connectors. Most
commonly foundAC andDC connectors areMC4 and amphenol connectors. The
DC input is connected through adisconnect switch. Input and output stageshave
DCandAC fusesrespectively, forovercurrentprotection.
2.2 Maximum power point tracking (MPPT)
Essentially, power generationusing solarphotovoltaicpanel is less efficient even on
thisday incomparisonwithconventionalresources likecoal. Solarcellshaveatheo-
reticallimitontheirefficiency.Currently,theconversionefficiencyofcommercialPV
panelsinthefieldarearound20%to25%.Figure2.4showsthemaximumconversion
efficiencyachievedbyany solar cell tillpresentday [8]. With such low efficiency, it
is importantthatallthepowergeneratedbythePVmodule isextracted. Figure2.5
shows the typicalP-Vand I-Vcharacteristics foraPVmodule. The shadedarea is
themaximumavailablepower. PMPP  istheoptimumoperatingpointwherethePV
generates itsmaximumpowerand iscalledmaximumpowerpoint.Thispointkeeps




and the electronics system that does this function is calledmaximum power point
tracker. There aremany algorithms that are prevalent. Some of the simplest, yet
effectivealgorithmsthatarewidelyusedarehillclimbingmethod,alsoknownasper-
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theDC-DC stage followed byDC-AC stage on the grid side. In order to achieve
high voltage gain (30 V to around 350V or 400V), almost all the commercially
availablemicro invertersmakeuseof isolated topologies likeflyback, forwardor full
bridge derived topologies for the front endDC-DC stage. In case of low frequency
transformerbasedmicro inverter,the frontendconverter isnon-isolated likeabuck,
boostorbuck-boostderivedtopology.
ThePVpanelvoltage is in the rangeof25V to45V.Thisvoltage isprocessed
differently indifferent categoriesofmicro invertersmentioned early in this chapter.
Inthecaseof low frequencybasedmicro inverters, thepanelvoltage isconvertedto
rectifiedsinewaveofpowerfrequencybythefrontendconverter.Thenthisrectified
wave isunfoldedbythe inverterstageswitchedatpower frequency. Sincethepower
isprocessedatpower frequency,thefilteringrequirementsareabsolutelyminimalor
some timesnone. This typeofpower conversionhasvery lowpowerdensityand is
also less efficient. On theotherhand, the latter two categories, i.e.,high frequency
transformerbasedtopologyandtransformerlesstopologyconvertsthelowvoltageDC
fromthepaneltohighvoltageDC.DClinkcapacitorsareusedforpowerdecoupling.
There are othermeans of power decoupling as well but in terms of commercially
availablemicro inverters,DC link is prevalent for power decoupling. The inverter
stage isswitchedathigher frequency intheorderof fewkHzrange.Advancedpulse
width modulation (PWM) techniques are used improve the power quality. As a
resultofhigherswitching frequency,sophisticatedfiltering isrequiredtoachievethe




Filters are connected between power poles of inverter stage and the grid. Filters
performtwo importanttasks,namely,filteringhighswitching frequencycomponents
present ingrid currentandalsoprotecting the switches in inverter stage from tran-
sients. Therearemany typesoffilter structures. Themostwidelyusedfilter struc-
turesareasshowninFigure2.8wherevAB isthelinetolinePWMvoltagerepresented
asapulse sourceandvg is thegridvoltage. Outof these three types,Lfilter is the
mostbasicfilterandtermedasfirstorderfilterandLCListheadvancedfiltertermed
as third orderfilter.In order tomeet the stringent currentTHD,most of themicro
invertersusethirdorderfilters.
TheLfilterhaspoorperformance intermsofdampingthehigh frequencynoise.








represented intheFigure2.8 isshown inFigure2.9.
The capacitorvoltage is sameas thegridvoltage inLCfilter since it isdirectly
connectedacrossthegridterminals. Eventhough itseems liketherearetwoenergy
storageelement,thecapacitorvoltage isnotconsideredasastatewhilederivingthe
transferfunctionforthisfiltersincegridvoltageisassumedtobeconstant.Hencethe
responseofLandLCfilterareoverlapped in theFigure2.9. The transfer function










Figure 2.8 – Basic types of line filters: L, LC, and LCL.
Figure 2.9 – Bode magnitude responses of all three types of filters (L, LC and LCL)
equation 2.1 and the transfer function of LCL filter is as shown by the equation 2.2.
As the order of the filter is increased, the quality of filtering is better but at the cost
of increase in the number of inductors and capacitors used. Hence it is not a practical











L1L2C s3 + (L1C rL2 + L2C rL1)s
2 + (C rL1 rL2 + L1 + L2)s+ (rL1 + rL2)
(2.2)
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Figure 2.10 – Control structure of a typical solar micro inverter [37]
2.5 Controller
There are various types of controllers in a grid interactive PV system. Figure 2.10
shows the various controllers in a micro inverter. Apart from the above list of con-
trollers, there could be controllers for communication, servicing interrupts and so on.
But those are not discussed in this thesis. The most important controllers found in
any solar micro inverters are:
• MPPT controller
• Grid current controller
• DC link voltage controller
• Phase locked loop (PLL) controller
2.5.1 MPPTcontroller









Figure 2.11 – Simple H-bridge inverter with L filter
whichregulates its inputtoMPPvoltagereferencedbytheMPPTalgorithm.
2.5.2 Gridcurrentcontroller
Grid current controllerprocesses the current tobe fed to the grid. Themagnitude
of the current that is to be fed at any instance is given by the precedingDC link




2.1. This is considered to be the plant and the grid current controller section is
pictorially represented in Figure 2.12. As a rule of thumb, the bandwidth of this
controllerischosentobe1/10th oftheinverterswitchingfrequency.Thegridvoltage
isusedasafeedforwardinputinordertorejectthedisturbanceattheinput(ifany).





ing the amplitude reference of sinusoidalAC line current. The bandwidth of this
20
Figure 2.12 – Stucture of a grid current controller [37]
controller is chosen to be very small of the order of 5 Hz to 10 Hz so that the refer-
ence wave shape of line current is not distorted. The structure of DC link controller is
as shown in Figure 2.13. This controller is based on the concept of energy balancing.
Assuming an ideal loss less system, the power at the input is same as the sum of



















Since the bandwidth of the controller is so small, the controller does not respond to










Figure 2.13 – Stucture of a DC link voltage controller [37]
Assuming constant input power and constant grid voltage, the transfer function for
DC link controller can be expressed as,
Cdc link
2










thanjustVdc link. In addition, the negative sign in equation 2.7 denotes the inverse re-
lationshipbetweengridcurrentandDClinkvoltage,i.e.,asthegridcurrentincreases,
theDC linkvoltagedecreasesandviceversa.
2.5.4 Phase locked loop (PLL)controller
ItisrequiredtooperatePVinvertersysteminsynchronismwiththegrid,asperIEEE
1547 standards. Hence, it is required to control the internal reference signal of the
inverterinphasewiththegridvoltage.Thisisknownasgridsynchronization.Ofthe
methodsavailabletoachievethis,phaselockedloop(PLL)isthemaintechniqueused.
ThePLLsystemgeneratesanoutputsignal inclosed loopwhosephase isrelatedto
thephase of the internal reference signal. The output signal isproportional to the
22




Themaindrawbackofusingmicro inverters inafairlybiggerPVsystem ismonitor-
ingtheirstatus. It isnoteasyto identifyafaultymicro inverteramidsthugepoolof
suchmicro inverters in case of aPVplant. To get rid of thisdrawback, almost all
commercialmicro inverterscommunicatewithserverto lettheuserknowaboutthe
statusofthemicro inverter. Essentially,theusercanknowthestatusoftheplant in








MODELING AND DESIGN OF SOLAR MICRO INVERTER
There are many commercial micro inverter available in the market today. Figure
3.1 shows the market share of residential inverters in the US [9]. Almost all these
manufacturers have micro inverters in their product segments. Enphase and SMA
have bulk of the market share followed by other manufacturers like ABB, SolarBridge
and so forth.
Table 3.1 shows the comparison of important electrical specifications of various
manufacturers within similar power range. Based on this comparison, a generic spec-
ification is generated for modeling a micro inverter as listed in Table 3.2.
3.1 Power conversion stage
The two power conversion stages, DC-DC and DC-AC, are to be designed. In order
to achieve MPPT operation, the DC-DC stage regulates the input to the reference
voltage set by the MPPT stage. The DC-AC converter regulates the DC link voltage
which happens to be the input for that stage.
Table 3.1 – Comparison of electrical specifications of various commercial  250 W
micro inverters
Micro inverter Power MPPT Efficiency PF Ambient Max
Enecsys 250 NL 250 W 24 V - 35 V 95.5% CEC - −40oc−+85oc
Enphase M250 250 W 27 V - 39 V 96.5% CEC >0.95 −40oc−+65oc
SolarBridge Pantheon
II P250LV
250 W 18 V - 37 V 95% CEC >0.99 −40oc−+65oc
SMA Sunnyboy 240-
US
240 W 23 V - 39 V 95.9% CEC - −40oc−+65oc
ABB MICRO-0.25-I-
OUTD
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Figure 3.1 – Leading US residential inverter supplier 1H 2014 [9]
Table 3.2 – Electrical specifications of the micro inverter to be modeled
Parameter Value
AC Power 250 W
Output voltage 208 V
MPPT Range 20 V - 45 V
PF UPF
THD < 5 %
Isolation HF transformer
25
Figure 3.2 – Flyback converter topology
3.1.1 DC-DC stage
In line with the specifications of commercial micro inverters, high frequency isolation
based topology with a DC link is preferred. Hence flyback topology is chosen to be
the front end converter. Flyback converter has the least part count compared to
other isolated converter topologies with just a coupled inductor, capacitor, diode and
a switch. The operating principle is based on buck-boost topology. Figure 3.2 shows
the circuit diagram of flyback converter.
The input-output relationship for a flyback converter is expressed as
Vo
Vi
= n · D
(1−D) (3.1)
whereVo istheoutputvoltage,which inthiscasehappenstobeDC linkvoltage,Vi
isthe inputvoltage,n isthetransformerturnsratioandD isthedutyratio.
TogenerateanACvoltageof208Vrms, the minimum DC link voltage has to be 
around 300V.Considering somemargin,DC link voltage is selected to be around
350 V.Therearetwovariables inequation3.1, i.e.,nandD.Lowervalueofn leads
tohighervoltage stressacross switchandhigherD leads tohigher current through
the switch. Oneneeds tooptimize thesevalues. In thiscase, limiting themaximum
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duty ratio (Dmax) to 0.8, the value of n is found to be 7.142. With the magnetizing
inductance referred to the primary of the transformer, the equation to find its value
is expressed in equation 3.2.
Lm =
Vo · (1−Dmin) · Ts
n ·ΔIin (3.2)
where Lm is the magnetizing inductance, Dmin is the minimum duty ratio, Ts is the
switching time period and ΔIin is the maximum allowable ripple current at the input.
The switching frequency is chosen to be 150 kHz and maximum allowable ripple is
10% of the input current. The magnetizing inductance is found to be 10.51 μH.
3.1.2 DC-AC stage
H-bridge inverter is the most widely used inverter topology for micro inverters and
even string inverters. It is also very common to see H-bridge inverter driven by
unipolar PWM.
Decoupling network
The size of the DC link capacitor that decouples the DC and AC stage is designed
based on the 120 Hz ripple. As mentioned earlier, 300 V is required to generate 208
Vrms. If DC link goes below 300 V, the output power quality takes a toll. Hence
safety margin is considered and 350 V is selected as DC bus voltage.
Po = Vˆg sin(ωt) · Iˆg sin(ωt) (3.3)
where Vˆg and Iˆg are peak grid voltage and grid current respectively and ω is the
angular frequency.




It can be observed that the output power has two quantities. The first term Vˆg ·Iˆg
2
is
the constant power and the second term − Vˆg ·Iˆg
2
cos(2ωt) is the pulsating power. The
current due to the second component flows through the DC link capacitor and its
instantaneous value can be expressed as,
i¯cdc link(t) = −
Vˆg · Iˆg
2 · Vdc link cos(2ωt)) (3.5)
Thus, the expression for instantaneous value of voltage ripple across DC link capacitor
is obtained by integrating the expression 3.5,
v¯cdc link ripple(t) =
∫
i¯cdc link(t) · dt = −
Vˆg · Iˆg
4 · ω · Vdc link · Cdc link sin(2ωt) (3.6)




2 · ω · Vdc link ·ΔVcdc link ripple
(3.7)
The negative sign in 3.5 denotes that the current is flowing into the capacitor. In
thismodeling, the capacitor values calculated comes to 54.13μF.The next higher
standardcapacitorvalue isconsideredwhich is66μF.
Inverter
Some modifications has been done to the typical H-bridge inverter by adding an
inductorbetweenthetwoswitchesofeachpowerpoleanditisasshownintheFigure
3.3. In thisarrangement, thecurrent through thedevicecanbe limited incaseofa
shoot through fault. Thus, in thecaseofa shoot through fault, the rise in inductor
current (iL1) can be sensed and the gate pulses can be blocked thereby preventing


















Thisvariant ofH-bridge inverter cannotbedrivenby the conventionalunipolar
PWM.SwitchpairsS1 -S4 andS2 -S3 shouldworktogetherforsuccessfuloperation
with suitabledead timebetween transition of operation from one leg to another in
order to discharge the inductorL1. Hence, a new pulsewidthmodulation (PWM)
techniquehasbeenused. ItiscalledhybridPWM.Inthiscase,switchpairsS1andS2
areswitchedatlowfrequencyandswitchesS3 andS4 are switched at high frequency.
Inthisdesign,S1 andS2 areswitchedat60Hz(line frequency)andswitchesS2 and
S3 are switchedat50kHz. The switchingpatternof thishybridPWM isas shown










In order to design the MPPT controller, the small signal model of the plant is required
to generate the plant transfer function. In this modeling, the plant is the front end
flyback converter and its transfer function from duty ratio d˜ to output v˜PV (since
the parameter to be controlled is the input voltage of flyback converter). Figure 3.8
shows the small signal model of flyback converter [10]. In this controller design, the
output voltage of flyback converter is assumed to be constant.






s2CPVLMRPV + sLM −RPVD2 (3.8)































































































































Figure 3.9 – Implementation of MPPT in simulation
turned out that type-2 controller along with an integrator is sufficient to stabilize the
loop. The cross over frequency (fc) of 2 kHz and phase margin (PM) of 60 deg was
considered for the controller design. The structure of the designed controller is given
by the equation 3.9. The MPPT algorithm is implemented using the c-script block
in PLECS simulation tool (v3.7.2) as shown in the Figure 3.9.
GMPPT (s) =
−(0.1056 · s + 173.8)
1.042 · 10−5 · s2 + s (3.9)
3.2.2 Gridcurrentcontroller
Theplant forwhich this controllerdesigned is the inverter as shown inFigure 3.10
whichconnectedtogridthroughaLCLfilter.Theplanttransferfunctionfromigtovc
istobeknown inordertodesignthecontroller.Fromsmallsignalanalysisofthethe










Figure 3.10 – Inverter connected to the grid through a LCL filter





L1L2C s3 + (L1C rL2 + L2C rL1)s
2 + (C rL1 rL2 + L1 + L2)s+ (rL1 + rL2)
(3.10)
The input to this controller, the reference current is obtained from PLL and DC
link voltage controller. The controller output is the reference controller voltage vc
The magnitude reference for the current to be controlled is obtained from from DC
link controller stage. It can be seen that the grid voltage is fed forward to reject any
disturbance in the grid voltage and it is later on subtracted by the actual voltage.
For this controller design, K-factor type-2 controller is used. Phase margin (PM)
of 60 deg and cross over frequency (fc) of 1/10th the switching frequency is used.

































Figure 3.11 – PLECS implementation of grid current controller
3.2.3 DC link controller
The DC link voltage is assumed to be constant in MPPT controller design though
the flyback converter does not control it. The inverter controls the DC link voltage
by regulating the current fed to the grid. Equation 2.7 describes this action. This
controller is based on the energy balance technique described in section 3.1.2. The
structure of the DC link controller used in this model is as shown in the Figure 2.13.
The output of this controller is the magnitude of the current to be fed to the grid.
K-factor type-2 controller is used in this design. It turned out that the response
of this controller was sluggish and poor. To improve to performance, PI controller
is used. With PI controller, the performance of the controller is improved in terms
of settling time and overshoot. Tuning of PI controller is done using the MATLAB
control system toolbox. The PLECS implementation of this controller is as shown in
the Figure 3.12. The plant for the design of this controller is given by equation 2.7.
The controller transfer function is given by 3.12. The closed loop frequency response
for the DC link controller is shown in the Figure 3.13.


























Figure 3.12 – PLECS implementation of DC link voltage controller






Figure 3.14 – LCL filter with passive damping
3.3 Filter design
In order to meet the THD requirement, good filtering is of primary importance. More
often, a low pass passive power filter is connected between the inverter and the grid.
It is used to limit the the harmonic currents generated by sine wave PWM injected
into the grid at point of common coupling (PCC) [11]. In grid connected power
electronic systems, attenuation of harmonics around switching frequency is of prime
importance to meet the IEEE 1547.2-2008 [12] and 519-1992 [13]. The currents due
to high frequency components leads to high frequency conducted emission, which has
to be limited [11].
In section 2.4, the comparison of different filters are shown. After reviewing their
pros and cons, LCL filter is chosen to be the structure for line filter. Referring to
Figure 3.14, L1, C and L2 together forms the LCL line filter. Considering maximum
allowable ripple current (Δimax) to be 10% of the rated current, L1 is calculated using




















Figure 3.15 – Plot of harmonic attenuation at the switching frequency against r





The ripple attenuation that passes from the inverter to the grid can be calculated
and is extensively discussed in [15]. Design of grid side inductor L2 is based on
optimization of ripple reduction factor r and is given by equation 3.16. Neglecting
the losses, the ripple attenuation factor is calculated based on the equation 3.15 [15]
where i is the current through inner inductor and ig is the current through the grid
side inductor. The plot of f(r) = ig(hsw)
i(hsw)





1 + r · |1− a · x| (3.15)
where, a = L1Cω
2
s and x is the percentage of the reactive power absorbed at rated
condition. Value of r selected for calculating L2 is 0.16.
L2 = r · L1 (3.16)
The resonant frequency for an LCL filter [15] is given by ,
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At ωr, the filter offers zero impedance. Thus necessary damping should be provided
at this condition to avoid any oscillations. Hence, the damping value is set to a
similar order of magnitude as impedance of series capacitor at resonant frequency.










PLECS standalone (v.3.7.2) software isused tobuild the simulationmodel. MPPT
algorithmhasbeenimplementedusingc-scriptblock.Gridisassumedtobeasimple
ac 208 Vrms voltage source at 60 Hz. PV panel has been model by referring to
Trina solarTSM-245PA05 datasheet. The design of each component has already
beendiscussed inprevious sections of this chapter. The I-V andP-V curves of the
PV panelmodeled is represented inFigure 3.16. Figure 3.17 shows the 350VDC
link voltage alongwith thepanelVMPP  voltage and IMPP  current. Bluewaveform




Figure 3.16 – Simulation of I-V and P-V characteristics of PV panel
Figure 3.17 – Simulation of input voltage, input current and DC link voltage
Figure 3.18 shows the grid voltage, current and FFT of the grid current. The
grid voltage is scaled down so that both voltage and current can be seen in the same
window. The schematic of the 250 W micro inverter is as shown in the Figure 3.19.
41



































































































































































































































































































































































































































































































4.1 Overviewof inverter reliabilityand its importance
TheaveragecostofPVsystems intheUSovertime isshown inFigure4.1 [16].The
trendofresearch inbothpastandpresent ismorebiasedtowardsproductioncostsof
PVmoduletechnologythanthecostofnecessarygridconnectedpowerelectronics.As
the cost ofPVmodulesdrops, the focus could shift towards inverter cost. Inverters
constitute8-12%of the total lifetimePV cost [17].The costofPV system split into
differentcomponentsisshowninFigure4.2[16].Itcanbeobservedthatthecostiswell
abovetheDOEbenchmarkfor2020.
One of the important factor of the inverter component is inverter reliability.PV
modules have long lifetimeswithwarranties offered up to 25 years.Themean time
between failure (MTBF)of these systems in thefieldhavebeencalculated tobe522
years for residential and 6,666 years for utility systems [18]. Ideally, the inverter has to
operatewithsimilarreliabilitymetrics.Butinreality,itisnecessarytoreplaceorrepair
an invertermultiple times over the lifetime of PVmodule. In the case ofMLPEs,
repairingismostlyimpossiblesincetheunitsarepottedwithepoxytosustainextreme





























































































Figure 4.2 – Cost breakup of PV system over time [16]
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4.2 Introduction toFMEA
The advantages ofmodule levelpower electronicdeviceshasbeendiscussed in ear-
lier chapters. As a result, popularity ofMLPE devices is rapidly growing in PV







industry is relatively new, it lacks in statistical failure and test data and also the
standardized reliabilitymeasuringaccelerated testsunlikemodule industryorother
moremature power electronics industries. By recommending standard accelerated
tests that have been thoroughly correlated to fieldedMLPE failure rates, modes




AnFMEA is structured as ahierarchywith orders from largest category to the
smallestas shown inFigure4.3 [19]. From largest category to smallest, theFMEA
consists of System → Subsystem → Component → Function → Failure
Mode → EffectonSystem → FailureMechanisms.









and ranked based on three criteria: occurrence, severity, and detectability [20,21].
ThisisdonebymakingbulklistoffailuremodesandcomponentryinMLPEdevices
basedon extensive literatureandpatent searches,detailsprovidedby themanufac-
turers.Thistypeoflistisnecessarytoidentifyallcomponentlevelfailuremodesand
mechanisms inanMLPEdevice. Once the typical componentsare identified, a list
offailuremechanismsandthecriticalstressorscorrespondingtothesemechanismsis



















































The failuresmodes of some of the critical components in a solarmicro inverter
found fromextensive literature searchare tabulated. The listscorresponding to the
powersemiconductordevices,capacitorsandotherpassivecomponentsarepresented
infigures4.5, 4.6, 4.7, and4.8 respectively. It shows the failuremechanism, failure
modesandthecriticalstressorsforthecorrespondingfailuremodefoundinliterature
[22–25]forMOSFET,MOSFETand/ordiode,differenttypesofcapacitors,andother
components like inductors, PCB, integrated circuits and so forth, respectively. In
figures4.5,4.6,4.7,and4.8,VDS, is drain to source voltage, ID, is the drain current,
VGS, is the gate to source voltage, VC is the capacitor voltage, ic, is the capacitor
current,andTa istheambienttemperature.
This bulk list of components and possible failuremodeswas used to develop a




Figure 4.6 – Failure modes common for both diode and MOSFET
50
Figure 4.7 – Failure modes for capacitors [28]
51
Figure 4.8 – Failure modes for other components
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4.3 Risk priority number (RPN)
In order to identify the most critical components and failure mechanisms, risk priority
number (RPN) for each of the identified failure modes are developed. This RPN
calculation follows the IEC 60812 2006-01 standard and is an effective approach for
quantification of the criticality of the failure mode [20]. The RPN value is calculated
by equation 4.1 according to the standard.
RPN = S ·O ·D (4.1)




for apredetermined or stated timeperiod. Itmaybedefined as a rankingnumber
ratherthantheactualprobabilityofoccurrence.
’D’ is thedetectability,which isanapproximationof the chance to identifyand
eliminate the failure before the system or user is affected. This number is usually




more relevant and hence the detectability factor is omitted. The approach to de-
termineRPN is to obtain the occurrence factor through a survey ofmajorMLPE
manufacturers and obtain the severity factor both through a thorough analysis on
the various subsystems, their functions, the components involved in each subsys-
tem/function,thefailuremodesandmechanismsofeachcomponentandtheeffectof
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each failure mode on reliability as well as a survey by MLPE manufacturers.
The top at-risk components as identified by the survey are (as per S · O metric):
1. DC and AC Interconnects-Intermittent contact as a result of improper tighten-
ing/loose connection
2. Electrolytic capacitors-Open/Short circuit failure of DC link capacitors as a
result of wear out
3. Solder joint fatigue as a result of temperature cycling
4. Enclosure-Moisture ingress as a result of corrosion
5. MOSFET/diode-open/short circuit failure as a result of degradation
6. Surge supression devices - as a result of surge
4.4 Survey results
Figure 4.9 shows the pie chart of average ppm for electrolytic capacitor failure and
Figure 4.10 shows average failure occurrence (ppm) of various components. Based on
these criticalities, the accelerated tests has to be designed. Since the trend of using
metallized thin film capacitors (MTFC) in DC link has started, the failure mechanism













Figure 4.9 – Pie chart representing averaged number(ppm) for various electrolytic








































Figure 4.10 – Plot of average failure occurrence (ppm) of various components [19]
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Chapter 5
RELIABILITY OF SOLAR MICRO INVERTERS
Analysis of PV systems operated by SunEdison between January 2010 and March
2012 (27 months) shows that 43% of over 3500 tickets were raised for service of in-
verters because of which 36 kWh of energy was lost. 7% of total energy lost was due
to capacitor related issues [26]. In fact, there are debates in the industry regarding re-
liability of electrolytic capacitors vs. thin film capacitors in inverters. Bus capacitors
are considered to be the weakest link of an inverter in terms of reliability, decreasing
the inverter lifetime as much as 50% as a result of thermal cycling which increases
internal temperatures [27]. Hence it is very relevant to study the performance of solar
micro inverters with different capacitors used at DC bus.
5.1 Review of DC bus capacitors
DC bus capacitors are important component in any power electronic circuit. As
mentioned earlier, the failure of DC bus capacitor is one of the main concern of power
electronic circuit designers. The root cause for this failure can be attributed to various
reasons and few important reasons are as follows [28]:
• Considering minimum design margin to gain cost competitiveness for the prod-
uct without considering the due risk.
• Power converters are exposed to extreme environment and continuous operation
in emerging applications like PV and wind inverter.












Mainlyaluminum electrolytic capacitorsandmetallizedfilm capacitorsareused
extensivelyasDCbuscapacitors.Moderndayapplicationsevenuseceramiccapac-
itors forDC link, but these are not very popular and hence not considered in this
investigation. Most of the commercial solarmicro invertermanufacturers disclose
that their product is free of electrolytic capacitors. Very fewmicro inverters use
electrolyticcapacitorandEnphase isoneamongthem.
The detailedmodel ofDC bus capacitor is as shown in Figure 5.1whereC is
theactualcapacitance,RS isequivalentseriesresistance,RL istheequivalentseries
inductance,RD isthe insulationresistance,CD isthedielectric lossduetodielectric
absorptionandRP is the insulation resistance [28]. ThevalueofRD, RP andCD is
verysmallcomparativelyandhencecanbeneglected.Thesimplifiedmodelisshown










Zirconium, niobium, hafnium, titanium and few othermetals also exhibit excellent
dielectricpropertiesbutthesearenotcommercializedinlargescale.Theelectrodeon




primary physical failuremechanism for electrolytic capacitor is vaporization of the
electrolyte throughpolymer seals. Adecrease in thevolumeof theelectrolyte leads
to an increase in the capacitor ESR [29]. Vaporization of the electrolytemay be
drivenbyincreasedinternaltemperaturesduetoripplecurrentorsimpleevaporation
through poor quality sealing. Many researchers cite electrolyte vaporization as the
primarywearoutmechanism forelectrolyticcapacitor [29,67].
The failure of electrolytic capacitors can broadly be classified as physical and
chemical failures [29]. Thephysics is related tovaporizationofelectrolyte. There is









Figure 5.3 – Cross-sectional view of electrolytic capacitor [30]
capacitor is contributed by electrolyte. In order to reduce this, capacitor manufactur-
ers have come up with electrolytes with large percentages of H2O (∼75-85%). This
H2O content helps in oxide reformation. Under ideal case, the leakage current in
the electrolytic capacitor drives a H2O/Al reaction which reforms any compromised
Al2O3 [29].
Al(OH)3 −→ 2AlO(OH) + 2H2O −→ Al2O3 + 3H2O
2Al + 6H2O −→ 2Al(OH)3 + 3H2
2Al+ 3H2O −→ Al2O3+ 3H2 ↑
Fromthechemicalreaction,itisevidentthattheH2Ocontenthelpsinreforming










pacitorisduetothisreaction.Oncetheinteriorpressurereaches∼7 atm, the pressure
reliefvalvesrelease,burstingthecapacitorcantherebydestroyingthecapacitor [29].
The degradation of electrolytic capacitor is better explained in Figure 5.4 [30].
The degradation precursor for an electrolytic capacitor is therefore its capacitance
C,ESRorcombinationofboth. Theendof lifecriteria foranelectrolyticcapacitor
from an industry stand point is considered to be 20% reduction in its capacitance
from initialvalueand/or increase inESR∼2-3times from its initialvalue [28].
5.1.2 Metallizedfilmcapacitors
These capacitors are existing frommany years. The advancement in this capaci-
tor technology has brought the price down by significantmargin. They are being
extensively used. Film capacitors are considered to bemore reliable compared to
electrolytic capacitors. Theymake use of a plastic film as dielectric. Plastic film
coatedwith extremely thin layers of alloys like zinc or aluminum through vacuum
deposition to form the electrodes. These two films are tightly held together and
wound. Thisendsare sprayedwithmetal to form theexternalelectricalconnection
terminal[31].Thebiggestadvantageoffilmcapacitorsisitsselfhealingproperty
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ofdielectric. Materials likepolypropylene, polyester, teflon,mylar and so forth are
mostlyusedasthedielectric inthesecapacitors.
Failuremodesofmetallizedfilmcapacitor
Themost commonly found failures inmetallized film capacitors are breakdown of
self healing dielectricmaterial, failure due tomoisture ingress and detachment of
terminals. All film capacitors have one or the other defects. They can range from
airpockets to foreignparticles to inconsistencies indielectricfilm. In these regions,
thebreakdownvoltage ismuch lower than ratedvoltage. Manufacturingdefects or
inherent impurity in dielectrics forms the weak links. When the electrical stress
increases,thesepointsbreakdownandthedielectricrecovers itself.Ateach localized
breakdowninstance,thereisasmalllossincapacitance.Duetomanysuchevents,the
dielectric looses itsstrength.Whentheenergyreleasedduringbreakdown inbeyond
the energy required for selfhealing, the capacitorbreaksdown [32]. Certain gasses
aredischargedduringeachbreakdowninstance.Thesearetrappedinsideduetolack
of exit paths. These gases breakdown at certain temperature and pressure under
application of voltage and starts conducting thereby failing the capacitor. In case
ofPV inverters,moisture ingress is a serious concern sincemicro inverters operate
in outdoor environment. In the case ofmoisture ingress, the terminals experience
oxidation and leads to loss of contact. The terminal contacts are lost even when
capacitorsaresubjectedtovibrations.
5.1.3 Degradationmodeling
Sincemost of the commercialmicro inverters usemetallized film capacitors in the
















End of Life Point
Figure5.5–Characteristicsofdegradationofelectrolyticcapacitor
proves that thedegradationprofile is correct and it is as shown in [31,33,34]. The
degradation precursors for film capacitor is its capacitance and dissipation factor.
DissipationfactorisrelatedtoESRofthecapacitor.Accordingtoindustrystandards,
the endof life criteria forfilm capacitor is2% to5% reduction in capacitance from
initialvalueand/or increase indissipation factorbytwotimes.
FromtheFigure5.5,itisevidentthatthedegradationislineartillthepointofend
of life. Fromthereon,thecurvebecomesnon-linearand leadsto fasterdegradation.
Hence, film capacitorsmust not be operated beyond the end of life point. If there
is a failure, it is soft failure or fails safe till this end of lifepoint. After thispoint,
the failure is catastrophic. The physics behind this that till end of life point, the
phenomenon of self healing breakdown takes place. At the end of life point, the
capacitance has become weak but still operational. On further usage, the vapor
trappedinsidecanbeionizedstarttoconduct.Thisresultsinshortcircuitandleads
to failure of components and equipments down the lane. On the other hand, the
findings from simulation is that till theendof lifepoint, thechange inperformance
and its impact on the system isnegligible. Hence in complex and expensivepower
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converters, health monitoring of these capacitors are employed [35].
In chapter 3, the micro inverter which is modeled uses 66μF film capacitor. A
commercial film capacitor of 66μF , 450 V with an ESR of 5mΩ is found from com-
ponent database [36]. The expression for degradation of this capacitor with respect
to time is obtained by performing polynomial fitting and is given by equation 5.1.
C(t) = − 3 · 10−7 · t4 + 1 · 10−6 · t3 − 2 · 10−6 · t2 + 8 · 10−7 · t+ 7 · 10−5 (5.1)
Since the simulation cannot be run for the entire time of actual degradation, math-
ematical manipulations are performed to simulate 1600 h data in 3 s. Similarly, the
ESR variations are also incorporated and is given by equation 5.2.
R(t) = 0.003·t6−0.0194·t5+0.0456·t4−0.0472·t3+0.0218·t2−0.0036·t+0.005 (5.2)
The variable capacitance and variable resistance components in PLECS compo-
nent toolbox are used. The implementation of degradation in PLECS is as shown in
Figure 5.6. The degradation profile from PLECS simulation is shown in Figure 5.7
for C and ESR.
The micro inverter was simulated with these degradation profiles. The waveforms
across various points of interest is captured. Figure 5.8 shows the variation of DC
link voltage over time. Time t = 3s corresponds to end of life point. It can be
observed that as the capacitor degrades, the ripple voltage increases. After 3 s, the
ripple increases abruptly which denotes catastrophic failure. It is also important to
note that till 3 s, the change in ripple is not significant. Figure 5.9 shows the zoomed
waveforms of ripple at initial and end of life conditions. Figure 5.10 shows the grid
current distortion due to increase in ripple voltage across DC bus.

















Figure 5.6 – Implementation of degradation in PLECS
Figure 5.7 – Simulation of degradation of C and ESR over time
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Figure 5.8 – Simulated DC link voltage variation with degradation of C and ESR
modeled
Figure 5.9 – Comparison of the DC link ripple waveforms (zoomed waveforms of






Figure5.11–DC linkvoltagewithfilmcapacitor inDC link
oflife.TherippleinDClinkvoltageisanalyzed. Figure5.11showsthewaveformsof
DC linkvoltageatthesetwoconditions.Theredwaveformcorrespondstocapacitor
inpristineconditionand thegreenwaveformcorresponds tocapacitor inendof life
conditionoffilmcapacitor.Thisprovesthattilltheendof lifecondition,theperfor-
mancechange isnotverysignificant.Ontheotherhand, itcanbesaidthat itcould
gounnoticed. But as seen inpreviouswaveforms, the capacitormay fail short and
bringdownthe inverter iftheyarenotreplaced.
In order to compare the ripple in DC link voltage with electrolytic capacitor,
electrolytic capacitor is considered forDC link design. Unlike film capacitor, elec-
trolytic capacitor is selected based onESR requirements [37]. As a rule of thumb,
thecapacitance isaroundtentimesthatoffilmcapacitors. Hencethecommercially
available electrolytic capacitor of 680 μF 450V andESR of 362.5mΩ used in PV
applications is selected [38]. Themodel is simulated for two conditions - capacitor
in pristine and end of life condition. Figure 5.12 shows the ripple voltage inDC
link. Theredwaveformcorrespondstocapacitor inpristineconditionandthegreen
waveform corresponds to capacitor in end of life condition of electrolytic capacitor
i.e.,reductionincapacitanceby20%andincreaseinESRby200%. Itisevidentthat
































are varied over time for afilm capacitor. The greenwaveform (overlappedbyblue
waveform) corresponds to capacitor inpristine condition. The redwaveform corre-
spondstoaconditionwhereonlythecapacitanceisreducedto98%ofitsinitialvalue
butESRisretainedtoinitialvalue.Thebluewaveformcorrespondstothecondition
where capacitance is retained in its initial value but ESR is increased by a factor
of three. Though the change in ripple is not very significant, the results gives the
directionthat impactofdecrease incapacitance ismore.
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5.2 Grid transients test
A dedicated design  qualification  standard  i s  unavailable for PVinverters.By
doing so,thereliabilityandqualityofPVi nverterscanbei mproved.Electricstress
hasbeen identifiedasoneofthemissing link intestingPV inverters [39]. IEEEhas
proposed surge testing for lowvoltageconnectedequipments through recommended
practicesdocument like IEEE 62.45 [40]. IEC alsohas a standard on surge testing
and surgemeasurement techniques [41,42]. The parent document for all the surge
testing,measurement standardsand recommendedpracticesare IEC61000-4-4and
IEC61000-4-5standards [41,42].
According to [43], Surge is a word used to describe a sudden rise in voltage,
beyond the normal system voltage, that lasts less than one cycle. IEEE 62.41.1
discussesabout the relevanceof conducting this test. It says that“Theseproblems
havereceivedincreasedattentioninrecentyearsbecauseofthewidespreadapplication
of complex semiconductor devices that are more sensitive to voltage surges than
vacuumtubes,relaysandearliergenerationsofsemiconductordevices” [44].
Thereasonbehindsurgetesting istodeterminethe immunity leveloftheequip-
mentunder test forwithstanding surge. This isdoneatdifferent levels fordifferent






The standards define two basic surge waveforms namely ring wave surge and





circuit current. Figure5.15 shows thenormalizedvoltagewaveformof combination
wave surge andFigure 5.16 shows the normalized shot circuit currentwaveform of
thecombinationwavesurge. Thetypicalrisetimeandthedurationofeachofthese
waveform are also depicted in their respective figures. The intensity of surge to
beappliedhasalsobeenmentioned in the standardswhich corresponds todifferent





and exposure levelof the equipmentunder test. Figure5.17 shows thepicture rep-
resentingthe locationscategorizedbyIEEE62.41as locations-A,BandC.Location
C corresponds to equipment being placed just at the service entrance or slightly out-
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Figure 5.15 – Open circuit voltage waveform of combination surge according to IEC
and IEEE standards [44]
Figure 5.16 – Short circuit current waveform of combination surge according to IEC
and IEEE standards [44]
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Figure 5.17 – Location category according to IEEE 62.41 [44]
side. Location A corresponds to equipment being placed at a certain distance from
the service entrance and location B is in between the two.
Exposure levels are categorized as low medium and high in IEEE 62.41. Surges
can also be generated due to switching transients. Low exposure corresponds to
low lightning areas and less switching activity. Correspondingly, medium and high
exposure areas have high lightning and switching activity. It is always better to have
the information of lightning density of a particular location of interest rather than
just knowing just the number of strikes. Figure 5.18 shows one such map for the
United States of America in 2014 [46].
Considering solar micro inverter to be the equipment under test whose usage will
be in the US, it is best to select location B or location C for the location category
and medium exposure level [43].
With the idea of location and exposure level, Table-1 in IEEE 62.45-2002 suggests
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Figure 5.18 – Flash density maps for the US in 2014 [46]
the test waveforms to be both standard ring wave and standard combination wave [40].
The open circuit voltage suggested is 6 kV. The short circuit current is indirectly
suggested via source impedance i.e., the source impedance of the surge generator is
dictated by the standard. For a combination wave generator, the source impedance








designingelectronic surgegeneratorswithcomplexwave shapingcircuitry. It isnot
a easy task to generate surge wave form with precise  timings and wave shape. 
In practice,electronicsurgesimulatorsareavailableinthemarket. Sincethisthesis




Figure 5.19 – PLECS implementation of 100 kHz ring wave surge
100 kHz ring wave open circuit voltage waveform is given by the equation 5.4 where,
τ1 is 0.533 μs, τ2 is 9.788 μs, ω is 2.25 ·105 rad/s, and A is 1.590. Vp is the magnitude
of the surge to be generated. Figure 5.19 shows the PLECS implementation of ring
wave surge.
V (t) = AVp
Ä
1− e−tτ1 äe−tτ2 cos(ωt) (5.4)
The expression for combinationwave surge is expressed in equation5.5and5.6.
In equation 5.5,Vp is themagnitude of open circuitvoltage, τ1 is 0.4074μs and τ2
is 68.22 μs and A is 1.037 and in equation 5.6, Ip is themagnitude of the short
circuitcurrent,τis3.911μsandAis0.01243(μs)−3.PLECSimplementationof
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Figure 5.20 – PLECS implementation of combination wave surge
combination wave surge is shown in Figure 5.20.
V (t) = AVp
Ä






IEEEand IEC standard recommend theuseofdecouplingnetwork tobeconnected
inbetweengridandEUT.Itisknownasbackfilter.Thisensuresthatthesurge
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Figure 5.21 – CDN configuration with shunt coupled surge generator to EUT [45]
waveform does not flow through the grid but only through EUT. Similarly, in order
to avoid load of the generator, the standard recommends a coupling capacitor. The
structure of coupling and decoupling network (CDN) depends on the configuration of
EUT, i.e., single phase or three phase, and if the surge is to be applied between line
to line or line to neutral. The detailed explanation is given in [40]. Since the system
being modeled is single phase, the surge is applied between line and return path. The
configuration of the coupling decoupling network for single phase EUT is as shown in
Figure 5.21 [45]. In this figure, the shunt coupling of surge generator is seen.
For this kind of coupling, the standard suggest coupling capacitor CC to be 18 μF .
If the current through the EUT is less that 16 A at rated conditions, then as per IEC
61000-4-5, inductors L1 and L2 in Figure 5.21 can be any value less than 1.5 mH. It
is important to note that the voltage drop across this inductor should not exceed 10%
of the grid voltage. This filter should offer low impedance to line frequency current
and high impedance to high frequency. Essentially it is a low pass filter. Usually the
rule of thumb is to use the inductance of 1.5 mH if the current through the EUT is
less [42]. Figure 5.22 shows the implementation of surge generator and back filter.
The value of inductor chosen is 1.5 mH and the capacitance is 500 μH so that cut-off
75








through the upper switch and voltage variation is not significant. On the other
hand,fromthe lowerswitchwaveform, LtLsevidentthatthecurrentspikecauses
thevoltageacross the inductor to riseandhence there isvoltage spikeacross the lower
switch.Therei snocurrentspikei nthelowerswitch.
Varistormodel
Figure 5.26 depicts themodel of varistor. Varistor has beenmodeled as current
dependent voltage source according to [47]. Figure 5.27 shows the current through
thevaristor. TheV-I characteristicsofvaristor isas shown inFigure5.28. TheVI
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Figure 5.23 – PLECS implementation of 6 kV combinational wave surge
characteristics is plotted on linear scale in PLECS since it cannot plot on log scale.
EPCOS S20K275 varistor is considered for the model and its VI characteristics is as
shown in Figure 5.29 [47]. The data is exported on MATLAB and plotted on log
scale. It is very difficult to mathematically model a varistor due to its extreme non
linearity and hence a very basic approximate model has been used. Figure 5.30 shows
the grid waveforms due to surge. The disturbance in the grid current is due to effect
of the surge. The grid current shoots up by almost 16 A in both the direction mainly
because of the discrepancy in the varistor model. The grid current controller and
PLL controller is robust enough to control the grid current within limits and bring it
back in shape.
6 kV ring wave surge is also applied on the system to study its impact. The
standard does not recommend any short circuit current waveform for ring wave surge.





























Figure 5.25 – Voltage across low side and high side switches of inverter
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Figure 5.26 – PLECS implementation metal oxide varistor
Figure 5.27 – Current through varistor during surge
	 

Figure 5.28 – VI characteristics of the modeled varistor
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Figure 5.30 – Grid voltage and grid current distortion due to combination wave surge
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wave surge [48]. Figure 5.31 and 5.32 shows the impact of ring wave surge on DC link
voltage and the grid voltage and current. The DC link voltage sees a rise in voltage of
almost 40 V. In fact, if the system has immunity to combinational wave surge, then
it is mostly guaranteed that the system can sustain the impact of ring wave surge,
which infers that combinational wave surge is critical [48]. Ring wave surge test is
essential and becomes critical if the equipment will be operated in location-A where
the length of cables are significant and offers higher inductance.
Figure 5.31 – DC link voltage distortion due to 6 kV ring wave surge








result,the lifeofPV inverterscanbe increased tomatch the lifetimeofphotovoltaic
modules.
Differentgenerationsofmicro invertersemployingdifferentpowerconversionar-
chitectureswerediscussed. Theadvantagesanddisadvantagesof low frequencyand
high frequencybasedmicro inverterswere reviewed. Basic components ofa typical
grid connected inverterwerediscussed indetail starting from connectors toMPPT
topowerconversiontocontrollersandfilters.Uponcarefullyanalyzingtheelectrical
specificationsofthe∼250WcommercialmicroinvertersavailableinNorthAmerica,
similar electrical specificationswere derived. Based on these specifications, a grid
connected single phasemicro inverter was designed with all the stagesmentioned
earlier.AdifferentvariationofH-bridge inverterwasused.





the effect of capacitor degradation on the performance of the system. Finally, the
gridtransienttestrequiredforPVmicroinverterswasresearched.Thetypeofsurge
82
waveform based on location and exposure levels was identified. Mathematical models
were developed and surge was applied on the system to study its impact. Simulation
shows that the micro inverters are capable of operating under these stresses.
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